This page is part of the web mail archives of SRFI 70 from before July 7th, 2015. The new archives for SRFI 70 are here. Eventually, the entire history will be moved there, including any new messages.
Aubrey wrote: > Reducing the precision of scalar operands nets no speed > increase from floating-point hardware. This is not the case in general. The action in floating point calculations is currently in the vector units (SSE2, AltiVec) found in modern processors. Indeed the Pentium 4s scalar floating point unit is dismal, often making the vector unit the preferred path for even scalar floating point code! Vector units generally have fixed size registers (e.g. 128-bits) meaning you can either achieve a 4x speedup on single floats (32-bits) or 2x on doubles (64-bits). What I've read of the Cell processor suggests it may only have vectorised FP units. Hence allowing the user to specify precision seems like a good move. Cheers, Noel Email: noelwelsh <at> yahoo <dot> com AIM: noelhwelsh __________________________________ Yahoo! Mail Mobile Take Yahoo! Mail with you! Check email on your mobile phone. http://mobile.yahoo.com/learn/mail